TechConnect World Innovation Conference and Expo June 14-17, 2015, Washington, DC
Subscribe | Contact | Site Map
Colocated events, NISS, SBIR, Nanotech
National SBIR Conference National Innovation Summit Nanotech 2015
TechConnect World 2015
  • About
    • About TechConnect World
    • Endorsements & Testimonials
    • FAQ
    • Technology Committees
    • Business Committees
    • Press Room
    • Past Participants
    • Past Media
    • Partner Journals
    • Conference Proceedings
  • Program
    • Program Summary (At-A-Glance)
    • Business Program
    • Full Program (All Sessions)
    • Advanced Materials
    • Advanced Manufacturing
    • Energy & Sustainability
    • Electronics & Microsystems
    • Biotech, Medical & Pharma
    • Personal & Home Care, Cosmetics, Foods
    • Confirmed Invited Speakers
    • Instructions for Technical Presenters
    • Instructions for Innovators
  • Workshops
    • Technology Commercialization
    • Graphene, Nanotubes & Nanowires
    • Nanocomposites
    • Nanomaterials for Energy
    • Structured Materials
    • Nanomedicine
    • Structured Surfaces and Coatings
    • Materials Characterization for Biotech & Pharma
  • Exhibit
    • View the Floor Plan
    • View the Exhibitors
    • About the Expo
    • Exhibitor Service Center
    • Sponsorship Opportunities
  • Showcase
    • View the Floor Plan
    • View the Innovators
    • About the Showcase
    • Innovation Awards
  • Partner
    • Partner Opportunities
    • Sponsors & Partners
  • Register
    • Registration
    • Event Venue
    • Directions & Transportation
    • Visas & Invitation Letters

 

TCAD Analysis of Small Signal Parameters and RF Performance of Heterogeneous Gate Dielectric-Gate All Around Tunnel FET

J. Madan, R.S. Gupta, R. Chaujar
Delhi Technological University, IN

Keywords: band to band tunneling, barrier width, dual material gate, hetero gate dielectric, tunnel field effect transistor

Summary:

In this paper the small signal parameters of n-type heterogeneous gate dielectric gate all around tunnel FET (n-type-HD-GAA-TFET) and n-GAA-TFET are analyzed in terms of parasitic capacitance and RF figure of merits (FOM)such as cut off frequency and maximum oscillation frequency. The device performance is studied for various dielectric constants combinations. With the implementation of Hetero gate dielectric reduction of parasitic capacitance and enhancement in maximum oscillation frequency has been obtained. Due to reduced parasitic capacitance the active power dissipation of the device is reduced and simultaneously the response time will increase. Due to enhanced cut off frequency and maximum oscillation frequency the device can work at high frequency also.

 

  • At-a-Glance
  • Sessions
  • Monday
  • Tuesday
  • Wednesday
  • Authors
  • Keywords
  • Affiliations
  • Search

 

About | Program | Workshops | Exhibit | Showcase | Partner | Register | Subscribe | Contact | Site Map
TechConnect World 2015
© Copyright 2015 TechConnect. All Rights Reserved. Disclaimer